A rigorous and novel design procedure is constituted for an ultra-wideband (UWB) low noise amplifier (LNA) by exploiting the 3D electromagnetic simulator based support vector regression machine (SVRM) microstrip line model. First of all, in order to design input and output matching circuits (IMC-OMC), source Z and load Z termination impedance of matching circuit, which are necessary to obtain required input VSWR ( req ), noise ( req ), and gain ( req ), are determined using performance characterisation of employed transistor, NE3512S02, between 3 and 8 GHz frequencies. After the determination of the termination impedance, to provide this impedance with IMC and OMC, dimensions of microstrip lines are obtained with simple, derivative-free, easily implemented algorithm Particle Swarm Optimization (PSO). In the optimization of matching circuits, highly accurate and fast SVRM model of microstrip line is used instead of analytical formulations. ADCH-80a is used to provide ultra-wideband RF choking in DC bias. During the design process, it is aimed that req = 1.85, req = min , and req = max all over operating frequency band. Measurements taken from the realized LNA demonstrate the success of this approximation over the band.
Introduction
Nowadays, RF circuits have many important usage areas in communication systems. In front-end systems, low noise amplifiers are used in first stage of receiver parts because of their low signal to noise ratio which provides possibility of getting more incoming signal from ambient. Besides, ultrawideband structures are usually demanded because of their multiple operation frequency choices. To design such ultrawideband low noise amplifiers, a fast, highly accurate, and feasible method which combines many areas like circuit theory, microwave, and so forth is required [1] [2] [3] [4] .
Microstrip transmission lines are popularly used to design microwave circuits because of low cost, flexible structure, and easy production. In order to design microstrip matching network of amplifier, a highly accurate, efficient, and fast microstrip transmission line model is required. After obtaining such a model, the lines are synthesized with circuit theory to compose matching circuit. High frequency elements of RF circuit could be analyzed and optimized with numerical programs, but these numerical methods could be slow because of their solution methodology. This problem would be solved using knowledge based model of RF elements. Learning machine models like artificial neural network (ANN), general regression neural network (GRNN), support vector regression machines (SVRM), and so forth are frequently used in many areas. Microwave applications of learning machines have been issued in previous works such as microwave transistor modeling with ANN [5, 6] , SVRM model of a transmission line [7] . Obtained models of different RF elements could be used to synthesise RF circuits.
A low noise microwave amplifier is composed of input and output matching circuit (IMC and OMC), microwave transistor, and DC bias. In order to design IMC and OMC, input and output impedance ( , ) of matching circuits are required for requested transducer gain ( ), input VSWR ( ), and noise figure ( ) of low noise amplifier. This impedance is acquired from performance characterisation of employed microwave transistor [8, 9] . After that, dimensions of microstrip lines in matching circuits are obtained with an optimization algorithm. In the literature, different kinds of optimization algorithms, such as genetic, particle swarm, have been successfully utilized together in microwave circuit and antenna design [10] [11] [12] [13] .
In this paper, an ultra-wideband low noise microstrip amplifier is designed with novel methodology and then fabricated and measured. Firstly, highly accurate and fast SVRM model of microstrip line is created. Secondly, input and output impedance of matching networks are obtained with performance characterisation of NE3512S02 high technology transistor all over the operation band for requested req , req , and req . After that, microstrip line dimensions of IMC and OMC are optimized using evolutionary global optimum searcher PSO [14, 15] . In optimization process, microstrip lines are represented by SWRM model. Finally, designed amplifier is fabricated and measured, and then results are compared with each other.
Performance Characterisation for a Microwave Transistor

Compatible ( , , )
Triplets and the ( , ) Terminations. In a typical design problem of a basic microwave amplifier employing per se a FET as an active device, the active device can be represented by a two-port circuit. Since in such a system all the main performance components of , , and are determined by the active device employed, the device must be identified by all its compatible ( , , and ) performance triplets and their ( = out {IMC}, = in {IMC}) terminations (Figure 1 ). Here the ( , ) terminations are the simultaneous solutions of the following nonlinear performance equations of the transistor subject to the physical realization conditions:
Here the physical realization conditions can be expressed as follows:
Re { out } = Re { 22 − 12 21
≥ min , ≥ 1,
, are the open-circuited parameters of the transistor and the conditions given by (4) and (5) ensure the stable operation of the active device.
The simultaneous solution ( , ) sets of the nonlinear performance equations (1), (2) , and (3) subject to the physical realization conditions given by (4), (5) , and (6) are obtained in the three main steps which are determinations of (i) the Possible Solution Region (PSR); (ii) the Unconditionally Stable Working Area (USWA); (iii) Variations of the Constrained Gain in the USWA. Finally, the Possible Solution Region (PSR) and the Unconditionally Stable Working Area (USWA) are gathered together with the Variations of the Constrained Gain in the input impedance in plane and the resulted configuration may be called "design configuration" which is dependent on the device operation parameters of the frequency , bias condition IDS, VDS.
The Possible Solution Region (PSR).
Examination of the nonlinear performance equations (1), (2) , and (3) reveals, respectively, the following variations for the noise figure , input VSWR , and gain in the plane taking as a control parameter:
(i) All the source = + terminations that satisfy { , } = req = const. in (1) take place on the circle in the plane whose equation is
where and are the center and radius of the noise circle which can be, respectively, given by [8] 
where opt = opt + opt is the source termination providing the minimum noise figure to the transistor and the real constant is described in terms of the noise parameters such that
Here when req = min , then = 0, = 0, and the noise circle becomes a point of the optimum noise impedance opt . While req > min , the centers shift to the right on the = opt line and the radii increase according to (8) .
(ii) All the source = + terminations that satisfy = { , , , } = req = const for a fixed passive load take place on the circle of
where V is the center phasor and V is the radius of A = req circle corresponds to a constant gain circle for a fixed load , which can be expressed using (2) and (3) as
Therefore, only the required noise and the input VSWR circles are sufficient to be taken into account in the plane. As already seen from (7), (8), and (9), while the required noise circle is fixed in the plane, the required input VSWR circle can travel, depending on the load impedance , via the input impedance in in a manner given by the center and radius relations in equation given by (11) . Thus, the following situations are possible to obtain using the load impedance as the control parameter: these circles may not touch which corresponds to the no-solution case, they become tangential, or they cut each other [8] . In the following step, each of these positions is mapped into the in plane.
(iii) The equations of the 1 and 2 boundary circles between the solution and no-solution regions in the in plane can be obtained from mapping of the external and internal tangential positions of the VSWR circle with respect to the noise circle, respectively, from the plane as follows:
Substituting , V , , and V from (8), (9), and (11) into the (13), the center phasors 1 , 2 and radii 1 , 2 of the 1 and 2 circles can be obtained, respectively, as 
Gain circles
Maximum gain circle subject to the required noise and input VSWR where and stand for
As seen from (14) and (16), the centers of the 1 and 2 circles lie on the same imaginary axis, which is = − opt , and it can also be proved using (14)-(17) that circle 2 is always situated inside circle 1 without touching as shown in Figure 2 .
All the in values ensuring intersection positions of both the noise and input VSWR circles in the plane are situated in Region 3 between the 1 and 2 circles in the in plane, which is shown in Figures 2 and 3 . The remaining regions numbered 1 and 5, which are the outermost and innermost regions, respectively, are impossible solution regions that include in values controlling all the nontouching positions in the plane (Figures 2 and 3 ). In order to satisfy the physical realization conditions given by (4), (5), and (6), the Unconditionally Stable Working Area (USWA) and the gain circles constrained by the req must also be constructed in the in plane; thus the design configuration will have been formed in the in plane.
Design Configuration and Compatible Performance ( , , )
Triplets. There are two types of the design configuration depending on the stability condition of the device:
(i) Design configuration for the absolutely stable device: the necessary and sufficient conditions for this case are as follows:
Examination of the gain equation given in (12) under the constraints of (19) reveals the nonintersection geometry of Figure 2 , where the input stability circle is the = 0 circle, since it is the geometric place of the mapped load impedance in the purely reactive nature = . Using (12) , one may obtain the centers and radii of the gain circles taking place inside the = 0 circle which are, respectively, as follows:
It can be seen from (20)- (22) that decreases with the increase of req ≤ max when remains constant (Figure 2 ) and the max is only achieved at the point where the equals zero. Setting to zero in (21) gives
The minimum gain limit circle is the = 0 circle input stability circle whose center phasor min = min + min and min can be given as follows:
Because is greater than | | for the absolutely stable device, min is greater than min , which results in a nonintersection geometry with the = 0 circle being entirely in the right half of the in plane with the positive real part and enclosing all the circles for > 0 (Figure 2) . The region inside of the = 0 circle is the Unconditionally Stable Working Area (USWA); since the device is unconditionally stable, all the compatible ( , , ) triplets take place in the intersection area between the PSR and USWA and any selection criteria to establish the design target space can be applied to them.
(ii) Design configuration for the conditionally stable device: in the case of the conditionally stable transistor, the USWA takes place between the input stability circle which is the = 0 circle and the arc of the conjugate of the stability circle remaining in the right half of the in plane (Figure 3) . The constrained gain formula equation (12) can be rearranged in terms of the radius and center of the source plane stability circle as 
The features of the circles, which can be derived from (25)-(27), can briefly be expressed as follows (Figure 3): (a) All circles cut the imaginary axis at the same points, which are the intersection points of the conjugate of the source plane stability circle with the same axis.
(b) The = 0 circle whose center is min = − − with min = is symmetrical with the conjugate of the stability circle with respect to the imaginary axis.
(c) The max > > 0 circles always take place in the USWA. As the absolute stability case, all the compatible ( , , ) triplets take place in the intersection area between the PSR and USWA.
(d) In the conditional stability case, the maximum gain will be obtained on the arc of the conjugate stability circle remaining in the right half of the in plane. The maximum gain subject to the can be found by substituting = in (27):
We have the Maximum Stable Gain (MSG)
where is the stability factor with the values between zero and unity (0 > > 1).
SVRM Model of Microstrip Line
In this section, SVRM model of a microstrip line is presented. It is significant that SVRM model of microstrip line is as fast as analytical formulation and is highly accurate like 3D numerical simulations. The mathematical background and detailed theory of SVRM are explained in previous work [7] . In this study, epsilon SVR [16] SVs are chosen as input variables of training data and output data is calculated with 3D electromagnetic simulator, as seen in Figure 4 . Therefore, either training data number is reduced or duration of data set forming is shortened. The same SVR model and kernel type are used for fine model training.
According to results of fine model, accuracy of characteristic impedance and effective permittivity are %99.4 and %99, respectively, and it is also 400 times faster than 3D EM simulator for 2.3 GHz CPU and 2 GB memory. As an example, Figure 5 shows characteristic impedance and effective relative permittivity variations subject to width of line for fine model ( = 2.94, ℎ = 0.762 mm). Consequently, expeditious and highly accurate model of microstrip line is ready to perform in optimization network.
Optimization
During the design optimization process, determining widths and lengths of microstrip lines in input and output matching network is objected, so that IMC and OMC provide source and load impedance which are obtained from performance characterisation of employed transistor (NE3512S02) for minimum noise req ( ) = min , maximum gain req ( ) = max , and req ( ) = 1.85 input VSWR. For this purpose, gains of the input/output matching circuits ( ) terminated by the tr * ( ) and the tr * ( ) are maximized all over the requested operation band ( req ), as seen in Figure 1 . In order to do that, the cost function is chosen as minimization of
where
where , , , , , and parameters of matching circuit configurations are calculated using the cost effective SVRM model of the microstrip line given in Section 3 for chosen substrate ( , ℎ). Also, is the number of the sampled frequencies within the bandwidth and is the element number of the matching circuit.
PSO algorithm is performed to minimize the cost function given by (30) with respect to the microstrip widths and lengths. PSO is a population based optimization method for an -dimensional problem; the position and velocity of each particle can be specified by × matrices, where is the number of particles in the swarm.
Firstly, physical parameters, which are geometric limits of matching circuits, and convergence parameters, which are tolerance parameter ( ) and maximum iteration number ( max ), of the algorithm are assigned. In the updating process, position, velocity, personal best, and global best matrices are launched randomly. For each iteration, cost function value is calculated for each particle and these values are used to determine each particle's personal best and global best value of the swarm. The algorithm ends when either the error or the iteration number reaches its assigned value. Comprehensive design optimization algorithm of the amplifier is depicted in Figure 6 .
Design Example and Measurement
As a test vehicle of the presented methodology, the worked design example of typical wideband, low noise amplifiers using the -types of microstrip matching circuits will be given. In design example, transistor NE3512S02 is used and Figure 7 gives the maximum gain variations constrained by the minimum noise figure, resulted from its performance characterisation at DS = 2V and DS = 20mA. From Figure 7 , it is understood that there is no solution all over the operation band for every value and = 1.85 is the most appropriate solution for both flat gain and mismatching as little as possible. In the design optimization process, the performance ( req ( ) = min ( ), req ( ) = 1.85, and req ( ) = max ( )) triplet within the bandwidth of 3 GHz ≤ ≤ 8 GHz at the bias condition of DS = 2V and DS = 20mA is required as a design target and the real and reactive parts of the corresponding source and load terminations obtained by performance characterisation are trying to satisfy with matching circuits. As substrate material, RO 6002 is used { = 2.94, ℎ = 0.762 mm, tan = 0.002, = 0.035 mm}. In order to provide ultra-wideband DC bias of the transistor, ADCH-80A+ RF choke [17] is used intype of microstrip MCs, as seen in Figure 1 . Moreover, in our PSO application, convergence happens between 150 and 300 iterations depending on the initialization values taking 2 minutes 37 seconds and 4 minutes 33 seconds, respectively, using 50 particles with 2.3 GHz CPU Processor, 2 GB RAM. After so many trials, best particles number is chosen as 50 for this application. Besides, PSO convergence parameters and maximum iteration number are taken as 0.005 and 300, respectively. Figure 8 shows convergence curve of cost function, where the convergence typically occurs within 200 numbers of iterations. After optimization process the designed amplifier is fabricated and measured. Picture of the manufactured ultra-wideband LNA is given in Figure 9 and the optimum values for the -types of microstrip widths and lengths { ⃗ , ⃗ ℓ} are found in Table 3 . Furthermore the performances of the synthesized amplifier are compared using a microwave system circuit simulator and verified to agree with each other. Thus the targeted, synthesized, simulated, and measured performance ingredients gain, , out , and noise with respect to the frequency are given for the amplifiers with the -types of microstrip matching circuits in Figures 10, 11 , 12, and 13, respectively.
Conclusions
In this work, the highly nonlinear design optimization problem of the linear regime microwave amplifiers is solved by a systematic and efficient methodology in which each constituent of the optimization procedure is defined on the rigorous mathematical bases. First of all, identification of transistor is based upon the potential performance of the employed transistor in the form of interrelations among the operation parameters ( , DS , DS ) and performance measure functions, gain, input VSWR, and noise, built by using the linear circuit and noise theories. Thus, this will enable the designer to choose the most proper compatible {noise ( ) ≥ min ( ), input VSWR in ( ) ≥ 1, gain min ( ) > ( ) ≥ max ( ), bandwidth } quadrate as being aware of its advantages and disadvantages. The necessary source ( ) and load ( ) terminations will also be provided so that the multiobjective optimization is reduced into the two separate single objective scalar optimization processes within a design variable space subject to the technological limits. Another significant contribution of this work is to provide a fast, accurate, and cost effective model employing novel soft technology facilities in which the characteristic impedance 0 and the dielectric constant eff of the equivalent transmission line are expressed as the continuous functions to be used in the updating process. In this work, the 3D EM-based SVRM analysis model of the microstrip line has been provided to be used in the updating process. In the modelling process, the substantial reduction (by up to %60) is obtained utilizing sparseness of the standard SVRM in the number of expensive fine discretization training data with the negligible loss in the predictive accuracy in conjunction with the quasi-TEM microstrip synthesis formulae as the coarse data generator that allow identifying the regions of the design space requiring denser sampling. Besides, any convenient algorithm using either gradient or no gradient can be employed for the updating processes; in our case PSO is used for the accuracy and fast convergence.
Finally as the worked example, this design methodology is applied to the design of typical wideband low noise amplifiers of the transistor NE3512S02 on the dielectric substrate { = 2.94, ℎ = 0.762 mm, tan = 0.002, and = 0.035 mm} within 3 GHz and 8 GHz satisfying { min ( ), in = 1.85, max ( )} triplet using -type of microstrip matching circuits. After that, the designed amplifier is manufactured and measured. Both simulated and measured results validate the predicted design with good agreement. It is concluded that this method, which is highly accurate as 3D EM simulator and fast as analytical solution, can also be applied as a robust method for the design and analysis of any microstrip amplifier synthesis.
